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PREFACE 
This document was prepared by the Hughes Aircraft Company, 
Culver City, California, in fulfillment of NASA Contract 8-30876, "Contam­
ination Control in Hybrid Microelectronic Modules." The work was spon­
sored and administered by the George C. Marshall Space Flight Center, 
Alabama, with Mr. S. V. Caruso serving as the MSFC Technical Manager. 
The Hughes program manager was Mr. R. Y. Scapple, Manager of 
the Microcircuit Department. The principal investigator was 
Mr. R. P. Himmel, Head of the Microcircuit Technology Section. Principal 
participants in the program were Messrs. A. R. Mastro and A. Koudounaris. 
Valuable support was also provided by various members of the Hughes 
Technical Staff, including F. Z. Keister, F. W. Oberin, and K. Yamamoto. 
This report, Part 2 (of 3 parts) of the Final Report, covers the work 
conducted from May 1974 through April 1975 and described in Tasks II and 
III of the contractual Statement of Work. The objective of these tasks was to 
"select, test, and evaluate electrically and thermally stable coating materi­
als for contamination control of hybrid microcircuits." 
There have been no inventions, discoveries, improvements, or inno­
vations made under this contract. 
Preceding '0e blink
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INTRODUCTION AND SUMMARY
 
Contamination control is a significant problem in the manufacture of 
hybrid microelectronic modules because contamination wtthin a sealed 
hybrid package can be a cause of reduced reliability. Under a contract 
(NAS 8-30876) from the George C. Marshall Space Flight Center, the Hughes 
Aircraft Company conducted a program directed towards a solution of this 
contamination problem. The program was divided into four tasks. 
The object of Task I was to identify the various types of contaminants 
that are found in hybrids and, in addition, to identify the critical manufactur­
ing processes during which these contaminants can be introduced into the 
hybrid. Task I is documented in a separate report (Final Report - Part 1). 
Tasks II and III, described in this document, 'were directed specifically at 
the selection, test, and evaluation of organic coating materials for contami­
nation control. Task IV covered the development of guidelines for the fabri­
cation of hybrid microcircuit modules. These guidelines, documented in a 
separate report (Final Report - Part 3), include a processing specification 
for contamination control and a source control document for coating 
materials. 
Contamination may manifest itself in many forms, such as outgassing 
products, corrosive chemical residues, small pieces of wire, and various 
other types of loose particles. These contaminants may be introduced into a 
hybrid package during certain of the fabrication processes. Especially criti­
cal are the processes of component mounting, wire bonding, rework, and 
package sealing. Most of these contaminants can be detected by a thorough 
pre-seal visual inspection of the hybrid. Cleaning will remove many of the 
loose particles and chemical residues. However, the probability always 
I
 
exists that some contaminants may escape the cleaning processes and the 
visual inspections. There is also a possibility that new contamination, such 
as moisture or solder balls, may be introduced while the cover is sealed on, 
the hybrid package. Thus, in addition to special precautions and process 
controls, it was felt that the use of a protective organic coating applied to 
the hybrid microcircuit might act as further insurance against potential con­
taminants, especially those contaminants introduced during package sealing. 
This report (Final Report -Part 2) presents the results of the search 
for a suitable organic coating, which is intended to be applied to the hybrid 
before sealing. The coated hybrid would then be hermetically sealed in an 
inert atmosphere. The coating is not intended to encapsulate the hybrid, nor 
to form a heavy coating barrier against mechanical damage or moisture, nor 
to replace the hermetic package. Rather the coating is intended to provide 
an insulating and protective shield over the substrate, chip components, cir­
cuitry, and wire bonds in order to protect them from subsequent loose parti­
cles and to immobilize any loose particles that might have escaped the 
cleaning, visual inspection, or other contaminant detection processes. 
The basic requirements for a hybrid microcircuit coating material 
are that the coating itself should not be a source of contamination and it 
should not in any way degrade the hybrid's electrical or thermal performance. 
The coatings evaluated for this program are all commercially available, 
capable of being reworked, and capable of passing the screening require­
ments of MIL-STD-883, Method 5004, Condition A. 
Under Task II of this program, potential hybrid microcircuit coatings 
were surveyed, and preliminary screening tests were conducted on several 
candidate coatings, including polyimides, silicones, and epoxies. The 
selection was narrowed to three silicone coatings and three epoxy coatings 
for final screening tests. Screening tests included flex-adhesion, method of 
application, stress during cure, repairability, laser trim-through capability, 
solvent resistance, outgassing, effect on wire bond strength, effect on thick 
and thin film resistors, effect on transistor chips, voltage breakdown, and 
insulation resistance. At the conclusion of the screening tests, two coatings 
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were selected for final evaluation: a Dow Corning silicone coating (DC 90-711) 
and a Union Carbide epoxy coating (ERL 4289) with a dimer acid hardener. 
Under Task III of this program, the two best coatings from Task II 
were evaluated to determine their suitability for use as a conformal coating 
over the hybrid microcircuit (including chips and wire bonds) inside a her­
metically sealed package. Evaluations included ease of coating application 
and repair and effect on thin film and thick film resistors, beam leads, wire 
bonds, transistor chips, and capacitor chips. The coatings were also tested 
for such properties as insulation resistance, voltage breakdown strength, 
and capability of immobilizing loose particles inside the packages. 
Thirty-two hybrid microcircuit test specimens were prepared. Some 
specimens were coated with the epoxy and some with the silicone; the 
remainder were left uncoated as control samples. These hybrids were then 
sealed and submitted to a series of sequential environmental tests including 
stabilization bake, thermal shock, temperature cycling, mechanical shock, 
acceleration, and high temperature reverse bias burn-in. The selected 
coatings were found to be electrically, mechanically, and chemically com­
patible with all components and materials normally used in hybrid micro­
circuits. The only exception to this result was a slight adverse effect on 
certain thick film resistors and on ultrasonic wire bonds. The coatings 
passed all package screening requirements of MIL-STD-883, Method 5004, 
Condition A. 
3
 
1. 0 TASK II: SELECTION OF COATING MATERIALS
 
1. 1 	 RESULTS OF A SURVEY OF COATING MATERIALS 
A wide spectrum of coatings was available for consideration. These 
were narrowed down to certain basic chemical classes, including polyimides, 
silicones, epoxies, and vapor deposited Parylene, which were judged able to 
meet the stringent requirements. (Parylene has been investigated elsewhere I 
for microcircuit coating applications and was therefore not included in this 
evaluation. ) 
Consideration was given to available data on physical, chemical, 
mechanical, thermal endurance, and electrical properties. The purity of 
the coating materials was considered important. Silicone junction coatings 
have been employed on microcircuitry extensively in the past and are espe­
cially well known for their low concentration of alkali and halogen ion 
impurities (measured as low as several parts per million). Finding pure 
epoxy resins has, in the past, been difficult; the recent availability of cyclo­
aliphatic epoxies has, however, solved this problem. Polyimides posed no 
problem with regard to the availability of pure resins; it was, however, 
difficult to adequately cure these compounds at sufficiently low temperatures 
that did not adversely affect the microcircuits. 
Reports from prior funded efforts have indicated certain characteris­
tic modes of potential failure: 
1. 	 Deposited coatings were too thick, imposing an added load in 
the Y-direction during acceleration; vibration, impact or tem­
perature cycling resulted in broken wire bonds. 
Z. 	 Coatings were not fully cured, resulting in poor adhesion to the 
substrate. This characteristic caused the entire film (with the 
.lR EDING PAGE BLANK NOT FLM, 
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leads still embedded in the coating) to lift and resulted in 
broken wire bonds. 
3. 	 Coatings were not adequately screened for chemical compati­
bility, and large changes occurred in thick and thin film resis­
tors during thermal or thermal-humidity aging. 
1. 2 	 PRELIMINARY SCREENING TESTS OF CANDIDATE COATINGS 
Candidate coatings were subjected to preliminary screening tests to 
insure that those selected for further testing would impose no limitation on 
the performance capabilities of the hybrid microcircuit. Acceptable coatings 
had to satisfy the following criteria: 
* 	 Maintain their physical, mechanical, and electrical integrity 
over a sustained period of exposure to high temperature 
* 	 Experience minimum degradation (weight loss) under thermal­
vacuum conditions 
* 	 Maintain flexibility and adhesion and yet transmit minimum 
stress under extended repetitive cycles of thermal shock 
* 	 Be chemically compatible and non-reactive with the other 
components of the hybrid microcircuit 
* 	 Be capable of fully curing at a temperature not greater than 
150 0 C. 
The pitfalls that can occur through the use of improper coatings are 
sometimes insidious. These include thick film resistor drift (especially 
under long duration thermal and/or thermal-humidity exposures), semi­
conductor device degradation (primarily due to ionic contamination), early 
lead bond failure (particularly during thermal cycling), and conductor or 
thin film electrochemical attack (accelerated by temperature, voltage, and 
humidity or ionic species within the coating). Specific examples of the erratic 
effects produced on thick film resistors by incompatible coatings can be 
found in the literature. 2, 3 
1. 2. 	 1 Flex-Adhesion Tests 
To determine whether a material could be expected to survive 
repeated thermal shock, a flex-adhesion test was performed. Some of the 
coatings initially considered during this investigation and screened by this 
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test are shown in Table 1. For the flex-adhesion test, each coating was 
deposited as a cured film, 0.013 to 0.025 mm (0.5 to 1.0 mil) thick, on a 
0. 1 mm (4 mil) thick aluminum strip; the coated strip was flexed through an 
arc of 180 degrees across a 3. 2 mm (1/8 inch) diameter mandrel for 
100 cycles. The coating was then scribed in a cross-hatch pattern of 2.5 mm 
(0. 1 inch) squares and exposed to a tape-pull test. The number of squares 
that lifted was recorded as a percentage of the total number of squares in the 
stress-affected zone. Typical modes of failure were cracking, peeling, and 
lifting of the coating from the aluminum strip. 
1. 2. 2 Application Characteristics 
When the polyimides were deposited on a ceramic substrate, they 
showed difficulty in properly wetting the surface; as a result the coating 
pulled back from the edges and exhibited a somewhat uneven thickness after 
TABLE 1. FLEX-ADHESION TEST RESULTS 
Number of Percentage 
Flex-Adhesion of Coating Cure 
Type Coating Cycles Removed Schedule 
Polymides Bhodia 605, Rhodia Co. 10 100 A 
100 0 B 
NR150A, E.I duPont Co. 1 100 A 
5 100 B 
Silicones Dow Corning Co 
GP77 30 40 A 
DC 90-720 30 40 
DC 6101 100 0 
62-047-WE 100 0 
DC 90-711 100 0 
Epoxies Union Carbide Go. 
ERL 4221+dimer acid 100 0 
ERL 4289+dimer acid 100 0 
ERL 4Z89+HHPA 100 0 A 
Cure Schedules 	 A- 25°0 (1 hr) + 1000C (I hr) + 1500C (5 hrs)
 
B' Schedule A + 230°C (1/4 hr)
 
(1) HHPA: hexahydraphthalic anhydride 
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cure. The silicones offered superb wetting properties, and the cycloaliphatic 
epoxies were a close second. 
It was theorized that the spraying pressure might have a potentially 
degrading effect on wire bond strengths. To test this theory aluminum wire 
bonds, 0. 0254 mm (0. 001 inch) thick, were sprayed with epoxy at three dif­
ferent line air pressures from 8 to 50 psi0 No evidence of degradation was 
observed, as shown in Table 2. 
1. 2. 3 Stress Transmittal Through Coating 
To evaluate the intensity of stress transmitted by a coating to a thin 
metallic element (simulating a wire bond), the following test was devised. 
Varying thicknesses of coatings were applied to 0. 1 mm (4 mil) thick 
aluminum sheets and cured. The specimens were then subjected to thermal 
cycling from -65°C to 1500C for 100 cycles. When applied thin, all of the 
flexible coatings (such as DC 90-7 11, R6 101, ERL 4221, and ERL 4289) 
passed without any deformation to the- aluminum. The rigid materials (such 
as 62-047WE, 90-720, and DC 648) and the thick flexible coatings curled in 
multiple convolutions (see Figure 1). 
The rigid silicone 62-047 WE caused suprisingly strong deformation 
to the aluminum even with a thin coating. In view of this result, considera­
tion was given to dropping this coating from further consideration; it was 
retained, however, because it not only had passed all previous screenings 
TABLE 2. WIRE BOND DEGRADATION VS AIR PRESSURE OF SPRAY 
Number of Wire 
Bonds Broken 
Original Number After Coating Number of Wire 
of Wire Bonds Cure to Bonds Broken 
Sprayed with Thickness of After 
Spraying Epoxy in Four 0.0 18 mrm 100 Cycles 
Pressure Passes (0. 7 mil) at -65 to 1500C 
345 kPa (50 psi) 36 0 0 
173 kPa (25 psi) 29 0 0 
55 kPa (8 psi) 26 0 0 
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Figure i. Mechanical "strip" samples after temperature cycling. 
but had been used in numerous other studies on actual production hardware 
as a highly recommended coating for microcircuits. It was felt that the 
rigid silicone would serve as a useful comparison. 
1. 2.4 Results of Coating Selection Tests 
As a result of the screening tests, the six best performers, listed in 
Table 3, were selected for further testing. 
1. 3 SCREENING TESTS ON SIX CANDIDATE COATINGS 
After the selection of the six coatings, the next step was to determine 
the two best candidates, which would then be used in the final test program. 
The two best coatings were selected on the basis of the following screening 
tests: 
* Repairability of coating 
* Laser trimming of resistors through the coating 
* Solvent resistance 
* Outgassing 	characteristics at 150, 175, and 200 0 C 
TABLE 3. CANDIDATE COATINGS 
Formulation or
 
Designation Trade Name Source
 
S1 DC 90-711 Dow Corning Corp., 
$2 R6101 Midland, Mich. 
53 62-047 WE 
E4 ERL 4221 plus Resins: Union Car­
dimer acid bide Corp., Bound 
Brook, N.J. 
E5 ERL 4289 plus Dimer acid: Emery 
dimer acid Ind., Cincinnati, 
Ohio 
E8 	 ERL 4289 plus HHPA: Allied 
HHPA (hexa- Chemical Co., 
hydraphthalic El Segundo, Calif. 
anhydride) 
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* Effect of the coating of wire bonds 
e Effect of the coating on thick film and thin film resistors 
* Suitability after temperature cycling and thermal aging 
* Effect of the coating on transistor chips 
* Voltage breakdown and insulation resistance 
1. 	3. 1 Coating of Test Specimens 
To prepare specimens of the candidate coating materials for the 
various screening tests, they were first diluted with chemically pure toluene 
to a 30 percent (by weight) solids content. They were then sprayed on the 
applicable test specimen with a Binks Wren B gun. Line air pressure was 
maintained at 55 to 83 kPa (8-12 psi gage). Spraying was accomplished in 
four separate passes, specimens being rotated 90 degrees after each pass. 
A period of eight minutes drying time was allowed between passes, followed 
by a 1-hour dry at room temperature, plus 1 hour at 100 0 C, plus 5 hours at 
+ 1500C. 
1. 3. 2 	 Laser Trimming Through the Coating 
Both thick and thin film resistors, coated with all the candidate 
formulations, were laser trimmed successfully, as evidenced by scanning 
electron microscope (SEM) pictures. In general, the silicones appeared to 
vaporize both in the region directly under the beam and adjacent to it (see 
Figure 2). The epoxies, in comparison, presented a different appearance, 
with residual coating material remaining over the trim cut (see Figure 3). 
1. 3. 3 	 Removal and Replacement of Devices 
Repair 	was successful for all of the coatings. The chip (and coating) 
removal was accomplished by heating the specimen to about 200C to soften 
the epoxy adhering the chip to the specimen and using a miniature chisel 
tool. This procedure could be performed in a few seconds to prevent damage 
to other components. The chip mounting site was then carefully cleaned and 
a new chip attached, again with conductive epoxy. After the conductive epoxy 
and wire attachments were cured, the strength of the bond was measured. 
All of the new wires exhibited acceptable bond 'strength (>I gin). 
11 
Figure 2. Laser-trimmed thin film 
resistor through DC 62-047 WE 
silicone coating (SEM photo at 
162X). 
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Figure 3. Laser-trimmed thin film resistor through
 
E8 epoxy coating (SEM photo at 192X).
 
While this test established, within defined conditions, the repairability 
of the coatings, it was not intended to show the integrity of the repaired chip 
and interconnection wires. The reliability of such repairs was determined in 
the final test program. 
1. 3.4 Coating Repair 
The coatings were repaired at the laser-affected zone or the chip­
removal zone by the localized application of additional coating. Adhesion of 
the new coating to the old coating was excellent for all the candidates. 
1. 3. 5 Solvent Resistance of Candidate Coatings 
Because the application of coatings to microcircuits will be performed 
just before hermetic sealing, no cleaning will normally be required after 
ORIGINAL PAGE IS 13
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coating. In the event that a repair to a sealed package is desired, however, 
cleaning may become necessary. For this reason, a solvent-resistance test 
was included in the candidate coating screening tests. The test sequence was 
1. Deposit coating on test specimen (aluminum cup) 
2. Cure coating 
3. Expose coating to exaggerated cleaning cycle 
4. Perform visual examination of coating 
5. Perform weight loss measurement 
The cleaning sequence followed in step 3 is given in Table 4. 
Solvent resistance data as a function of cure are presented in Table 5. 
The weight loss which the coating experiences from the solvent cleaning cycle 
is directly dependent on whether the coating is fully cured. It is obvious from 
the data that S3 is not fully cured at 150 0 C. Except for S3 which exhibited 
high solubility and E8 which gave somewhat erratic solubilities in small 
localized areas (showed bubbles), all the remaining candidate coatings were 
considered acceptable in terms of solvent resistance in a typical cleaning 
cycle. 
TABLE 4. HYBRID MICROCIRCUIT CLEANING PROCEDURE 
Normal Cleaning Time 
Cleaning Sequence Cleaning Used InTime This Test
 
Step Method (Minutes) (Minutes)
 
1 Methyl Alcohol Soak 1 2 
2 Vapor-degrease (Freon TF) 1 2 
3 Water Soak (D.I. water) 10 15 
4 Nitrogen Gas Dry 
5 Air Bake (125°C) 15 15 
14
 
TABLE 5. WEIGHT LOSS OF COATINGS SUBJECTED TO SOLVENT
 
CLEANING AS A FUNCTION OF CURE
 
Weight Loss (percent) 
Coating (150CC) (1500C) Full
 
Material 6 hours 24 hours Cure1
 
Si 0.10 0.00 0.01 
S2 0.Z6 0.13 0.01 
53 Z.Z8 1.Z5 0.28 
E4 0.18 0.05 0.02 
E5 0.08 (+)0.032 0.00 
E8 0.13 Not tested Not tested 
Full cure is: 25 0 C 1 hour
 
plus 1250C 4 hours
 
plus 200 0 C 16 hours
 
plus 2500C 1 hour
 
2 Weight gain 
1.3.6 Exposure to Thermal-Vacuum 
To determine the outgassing characteristics of the coatings, each 
material was deposited on the surface of a glass tube, cured, sealed within a 
-larger glass tube (see Figure 4) which was evacuated to 10 6 Torr, and sub­
jected to the following (using one specimen for each test condition): 
1. 2000C, 10 minutes 
2. 1750C, 1 hour 
3. 1500C, 1000 hours 
Residual gasses were analyzed by a mass spectrophotometer and 
volatile condensible materials by infrared spectroscopy. Weight losses were 
calculated from initial and terminal weight measurements. Results are 
shown in Tables 6 and 7. 
A thick-film substrate with gold metallization was exposed to the 
collecting condensate resulting from the thermal-vacuum exposures in 
15
 
COLLECT 
GASSES AND 
ANALYZE UNDER 
MASS SPECTRO- VCAEADSA 
PHOTOMETER 
I "---THICK FILM 
SUBSTRATE TO COLLECT 
CONDENSATE; ANALYZE BY 
INFRARED SPECTROSCOPY 
SILICONE OIL BATH 
COATING ON GLASS 
Figure 4. Apparatus for Thermal-Vacuum Outgasslng. 
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TABLE 6. PERCENT TOTAL WEIGHT LOSS OF COATINGS
 
IN THERMAL-VACUUM ENVIRONMENT
 
Percent Total Weight Loss 
6Tests at 133 pa (10 - Tor) Si $2 S3 E4 E5 E8 
200°C, 10 minutes 1.27 1.01 2.60 0.33 1.12 2.67 
1750C, 30 minutes 1.66 1.17 2.61 0.69 1.69 5.19 
1500 C, 1000 hours 1.13 0.99 2.76 3.43 4.95 3.25 
TABLE 7. ANALYSES OF RESIDUAL GAS AND CONDENSATE 
AFTER THERMAL-VACUUM EXPOSURE OF COATINGS 
Mass Spectroscopic Analysis Infrared Analysis 
Test Condition Coating of Residual Gas* of Condensate 
SI H2 , N2 , CO. CO2 . C6116 Dimethyl siloxane 
SZ N2 , CO, HZ, CO2 , C6116 Dimethyl siloxane 
N2 , CO. C6116 Methylphenyl siloxane200Oc $3 Hz . 
10 minutes 
- E4 CO. H O0 Hz, COZ, C4 Indeterminate 
ES CO, CO 2 , Ha 
E8 140 1 HZ. CO2 
Si H2 , N2 . CO. H2 0, COZ, C6H6 Dimethyl siloxane 
$2 N2 , H2. C6H6 Dimethyl siloxane 
CO, H2, Methyliphenyl siloxane1750C S3 Nz, C61 6 
30 minutes E4 CO. CO Z, H2, C4 CS Indeterminate 
E5 CO, H2. CO2 
E8 CO, CO Z, C6H6' toluene 
SI H2 CR4, C61 6 Dimethyl siloxane 
$2 H2. CH4, C 6 H6 Dimethyl siloxane 
Methylphenyl siloxane150C S3 112' C6H6 
1000 hours E4 H2 0, Hz, CO, C02. C 4 Indeterminate 
ES Hz, Hz0, CO, CO, C4 C5, 
E8 1120, H2 Co, C02, C 4 
*Listed in order of relative preponderance 
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Table 7. This substrate was examined for corrosion at the end of 1000 hours 
at 150 0 C. None was found. 
1. 	3.7 Thermal-Mechanical Effects 
Mechanical compatibility of the coatings with typical hybrid micro­
circuits was determined with the use of a test specimen containing certain 
elements of a hybrid microcircuit (see Figure 5). The test specimen con­
tained one thick and one thin film substrate adhesively bonded to a rigid 
aluminum carrier. The substrate contained resistors, conductors, and 
interconnection wires (see Table 8 for details). The test sequence is shown 
in Figure 6; visual and electrical tests at designated test points included 
resistor values, interconnection wire continuity, and inspection at 30X. 
Despite the severity of this test, none of the coatings was found to cause 
damage to wire bonds or instability of coated resistors (resistor data are 
given in Table 9). 
THIN rimATHI1CK r~LY 
BEAMNLFA) DEV/ICE 
RESISTORS 
AIA~hTNL k1 0NE 
Figure 5. Specimens for mechanical screening tests of 
candidate coatings. 
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TABLE 8. DESCRIPTION OF MECHANICAL
 
SCREENING TEST SPECIMENS
 
Part* 
Substrate 
Material 
Dimensions 
Conductors 
Resistors 
Wire Bonds 
Devices on 
each substrate 
Thick Film 
96 percent alumina 
19. 050 x 19. 050 x 
0.635 mm 

(3/4 x 3/4 x 0. 025 inch) 

Au (ESL 8835 material) 
(ESL 3800 Series 
mater ial) 
RI, R2: 10 Q/0 

R3, R4, R5: 100 K /] 

R6, R7, R8: I KR/l 
All resistors were 
overglazed; Ri, R3, 
and R6 were laser 
trimmed 
Interconnected bonds 
(15) 
Au wire, 0.051 mm 
(0. 002 inch) diameter, 
thermocompression 
bonded
 
None 
Thin Film 
99 percent alumina 
19. 050 x 19. 050 x 
0. 635 mm
 
(3/4 x 3/4 x 0. 025 inch)
 
Plated Au/evaporated 
Ni/evaporated Ni Cr. 
Dielectric breakdown 
patterns (6). Interdigi­
tated capacitor (1). 
3 Ni Cr resistors (not 
trimmed) 
100 0/0 and 225 n/C 
resistive material 
Interconnected bonds (28) 
Au wire, 0. 051 mm 
(0. 002 inch) diameter, 
thermocompre ssion 
bonded 
Beam lead integrated 
circuit (nonfunctional) 
Carrier 	 Aluminum channel (open-two substrates were epoxy 
bonded to the carrier, one thick and one thin film. 
*Actual typical parts are shown in Figure 5. 
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TEMPERATURE CYCLE. 100 CYCLES
F450C TO -IS5C)
 
VISUAL AND ELECTRICAL TESTS 
S THERMAL AGE THERMAL AGE 
1000 HOURAS AT 15O°C 240 HAS AT 15O*C 
F - VISUAL AND ELECTRICAL TESTS 
TEMPERATURE CYCLE, 100 CYCLES 
0(45 C TO + 1500 C) 
VISUAL AND ELECTRICAL TESTS 
Figure 6. Mechanical screening test sequence 
for candidate coating materials. 
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TABLE 9. AVERAGE RESISTANCE CHANGE OF COATED THICK
 
AND THIN FILM RESISTORS IN AIR
 
Thin Film, percentage Thick Film, percentage 
240 Hrs 1500C 240 Hrs 1500C 
1000 Hrs +200 Cycles 1000 Hrs +200 Cycles 
Coating 1500C (-65 to 1500C) 1500C (-65 to 150°C) 
Control*- 0.07 0.04 -0.07 -0.13 
S1 0.01 0.03 -0.08 -0.14 
S2 0.13 0.09 -0.04 -0o 16 
S3 0.13 0o11 -0.04 -0.09 
E4 0.12 0.07 -0.04 -0.10 
E5 0.11 0.03 -0.02 -0.15 
E8 0.25 0.01 -0.05 -0.10 
*No coating 
1. 3. 8 Electrical-Thermal Tests 
The test specimen utilized for the electrical screening tests is 
shown in Figure 7. It consisted of two thin-film substrates housed in a 
2.5 x 5. 1 cm (I x 2 inch) hybrid package. The package was dry nitrogen­
filled and hermetically sealed. 
The thin film substrates were attached to the package bottom with 
epoxy. The thin film substrate and pattern network were of the same 
material as that used for the mechanical test samples discussed previously. 
Attached to the thin film substrates were one 2N2907-1 (PNP); one 2NZ219-A 
(NPN) active chip; and 28 gold wire interconnections, 0. 051 mm (Z mil) 
diameter, thermocompression bonded. Interconnections between the sub­
strate and the package leads were also made with gold wire. The test speci­
mens are described more fully in Table 10. 
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Figure 7. Electrical test specimens. 
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TABLE 10. DESCRIPTION OF TEST SPECIMENS 
USED FOR ELECTRICAL-THERMAL TEST 
Part * 	 Description 
Substrates 	 Two thin film substrates per package 
Material 99 percent alumina 
Dimensions 19. 050 x 19. 050 x 0. 653 mm.
 
(3/4 x 3/4 x 0. 025 inch)
 
Conductors 	 Plated Au/evaporated Ni/evaporated Ni Cr 
Dielectric breakdown patterns (6) -
Interdigitated capacitor (1) 
Resistors Ni Cr, untrimmed (3) 
100 Q2/0 and 225 Q/[3 resistive material 
Wire bonds 	 Interconnected bonds (28) per substrate plus 
40 leads to the package 
Au wire, 0. 051 mm (0. 002 inch) diameter, 
thermocompression bonded 
Devices 	 Two transistor dhips per substrate 
0l and 03: 2N2907-1 (PNP) 
02 and A4: 2N22 19-A 	(NPN) 
Package 	 Ceramic package, American Lava type, 
25.4 x 50.8 mm (I x 2 inch). Hand soldered, 
sealed hermetically with SnlO solder in dry 
nitrogen atmosphere 
*A typical specimen is 	 shown in Figure 7. 
The electrical test sequence is shown in Figure 8. Electrical tests 
performed before this sequence and at the designated points in Figure 8 
included: 
* Resistor values 
* Continuity of interconnection wires 
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UNCOATED COATED
 
CONTROLS SPECIMENS
 
E EECTRICA 4 
TESTS
 
41 
THERMAL AGE 
100 HRS, 150 0C
 
( ELECTRICAL 
TESTS 
ILIK 
THERMAL AGE
 
900 HRS. 1500C 
ELECTRICAL
 
TESTS
 
Figure 8. Electrical performance evaluation 
of candidate coating materials. 
0 Transistor gain (hFE) 
* Transistor leakage (ICBO) 
* Dielectric breakdown 
* Insulation resistance 
* Capacitance and dissipation factor (interdigitated capacitor) 
In general, the results of this test indicated no degradation to the 
various circuit elements and very little difference between the coatings 
tested. Coated thin film resistors drifted about a tenth of one percent, the 
same amount as the uncoated control resistors. All interconnection wires 
survived the test intact0 
The dielectric breakdown voltage for the various coatings is shown 
in Table 11. The coatings were found to increase the dielectric breakdown 
of the test pattern by two to three times. There was also a trend toward 
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TABLE 11. DIELECTRIC VOLTAGE BREAKDOWN
 
OF COATED THIN FILMS IN HERMETICALLY
 
SEALED PACKAGES
 
" Readings in Volts 
Coatings Aged at 150 0 C 
over Initial 
Thin Films (in Package) 100 Hrs 1000 Hrs 
Control 
(No Coating) 800 650 550 
Si 1700 1700 1400 
SZ Z050 1700 1450 
S3 1700 2000 1750 
E4 1850 Z050 1600 
E5 1600 1850 1200 
E8 1500 1200 1300 
*Each reading is an average of two specimens 
lower breakdown levels in most of the coatings with elevated temperature 
storage but thLs factor is not considered significant. Also considered insig­
nificant are the different values for the different coatings because all exceed 
the value for normal microcircuit applications. 
Insulation resistance was measured on the interdigitated capacitor 
Cl. There were no significant differences between the coated test pattern 
and the uncoated control pattern; all readings were above 3 x 109 ohms 
after package sealing (Table 12). The insulation resistance of coating S2 
dropped by an order of magnitude during elevated temperature storage: all 
others remained fairly constant. 
The capacitance and dissipation factors were also measured on the 
interdigitated capacitor C 1. None of the coatings was found to increase the 
small (25 pf) capacitance of the test pattern, and no significant increase was 
seen in the dissipation factor as a result of coating. 
Active devices were used in this test only to uncover rather gross 
problems with the coatings. The devices used were not expected to uncover 
subtle differences between coatings because (1) devices were not chosen for 
sensitivity to surface contamination and (Z) they were not powered during 
the elevated temperature storage (reverse bias was incorporated in the 
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TABLE 12. INSULATION RESISTANCE OF COATED 
THIN FILMS IN HERMETICALLY 
SEALED PACKAGES 
Readings in Megohms at 100 volts 
Coating Aged at 1500C 
over Initial 
Thin Films (in Package) 100 hrs 1000 hrs 
Control 
(No Coating) 5000K 5000K 2750K 
SI 	 5000K 5000K 2750K 
SZ 	 4500K 875K 375K 
S3 	 5000K 5000K 2590K 
E4 >5000K >5000K >5000K 
E5 >5000K >5000K >5000K 
E8 3000K >5000K >5000K 
*Each reading is an average of 2 specimens 
final phase of the study). It was found that there were no significant differences 
between either the gain (hFE) or leakage (ICBO) on devices which were 
uncoated or coated with any of the materials tested. 
1. 3. 	 9 Wire Bond Tests 
To determine the effect of the coatings on the bond strength of typical 
microcircuit interconnection wires, the following test was performed: 
1. 	 A number of thick and thin film metallized substrates was 
bonded with both aluminum (ultrasonic) and gold (thermocom­
pression) wires. 
2. 	 Initial bond strengths were measured on a sample of wires from 
each group. 
3. 	 The substrates were coated and cured. 
4. 	 Bond strengths were measured on the remaining (coated) wires. 
Data from these measurements were reduced to yield average pull strengths 
and standard deviations (Table 13). 
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TABLE 13, EFFECT OF CANDIDATE COATINGS ON
 
WIRE BOND STRENGTH
 
Apparent Change 
Average Change With 
Coating Pull Standard due to Correction 
Substrate B = Before Strength2 Deviation Coating Factor 3 
Coating Type1 A = After (gms) (gms) (0) (%) 
Si Thin 	 B 10.8 1,4 -31.6 - 1o6 
A 7.4 2.1 
Thick 	 B 33.4 5.4 - 0.7 - 0.7 
A 33.2 5.1 
S2 Thin 	 B 9,4 1.4 - 1.0 +29.0 
A 9.3 2.0 
Thick 	 B 25.1 5,0 + 5.6 + 5.6 
A 26.5 5.0
 
53 Thin 	 B 9.7 2.0 +14.9 +44.9 
A 11.1 3.9 
Thick 	 B 24.0 7.3 +45.8 +45.8 
A 35.0 4.7 
E4 Thin 	 B 9.0 2.9 +12,6 +42.6 
A 10.2 2.5 
Thick 	 B 24.6 .10.1 +40.0 +40.0 
A 34.5 4.8 
E5 Thin B 11.4 1.8 + 3.Z +33.2 
A 11.8 1.0 
Thick B 28.3 5.4 +17.7 +17,7 
A 33.3 3.6 
E8 Thin B 10.1 1o3 +19.2 +49.2 
A 12.1 1.4
 
Thick 	 B Z8.2 5.0 +22.Z +22°2 
A 34.4 6.7 
1Thin film substrates were bonded with 0.001 inch aluminum wires. 
Thick film substrates were bonded with 0. 002 inch gold wires. 
2 The sample size for each sub-group was 17 to 26 wires. 
3 Assumes 30 percent bond strength degradation due to temperature expo­
sure (i. e., coating cure cycle) for the uncoated aluminum wires and no 
degradation for the gold wires. 
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In analyzing these data, two factors should be kept in mind: First, 
the measured pull strengths exhibited relatively large standard deviations 
which need to be considered in comparing group average value differences. 
Second, it is a demonstrable fact that alumnum wire bonds decrease in 
strength with exposure to elevated temperature. 6, 7, 8, 9 Since the coatings 
required a curing cycle of 150 0 C for six hours and since this curing cycle 
occurred after the initial bond strengths were measured, the second bond 
measurements would be expected to be lower in the absence of the coatings. 
The expected reduction in strength is about 30 percent. With these factors in 
mind, the following may be concluded from the test: 
* 	 The epoxy coatings improved wire bond strengths. 
* 	 Among the silicone coatings, S3 provided greater strengthening 
than SI or S2. 
* 	 None of the coatings tested exhibited a detrimental effect on 
bond strength. 
Throughout the candidate coating screening tests, the basis for eval­
uation was a comparison of the performance of the coated microcircuits with 
that of uncoated controls. In most cases this comparison came out favorably. 
In the case of voltage breakdown and wire bond strength, the coatings actu­
ally 	improved the performance of the uncoated comparison group. 
1. 4 	 FINAL COATING SELECTION 
The results of the candidate coating screening tests were used to 
select the "best" two coatings for further testing to the requirements of 
MIL-STD-883. In weighing the comparative behavior of the various coatings, 
the 	needs of the intended application were placed foremost In this investi­
gation the coating was intended for protection of microcircuits contained in 
hermetically sealed packages. The coating was intended to be applied after 
the 	assembly, test, and repair of the microcircuit, just before the package 
sealing operation. 
While al the coating materials were amenable to formulation and 
application by spraying, the E8 material was found to be significantly more 
difficult to mix properly. This property was evidenced also in the thermal­
vacuum outgassing test, during which this material exhibited inconsistent 
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results, and during cleaning operations when it exhibited a tendency to 
absorb solvents and blister. 
The weight-loss portion of the thermal-vacuum test uncovered a 
limitation of the S3 material. Its weight loss was rather high compared with 
that of the other silicone materials under test, a result that indicated incom­
plete curing. This result was confirmed in the solvent-resistance test; it 
was found that 33 required a temperature of 250 0 C to fully cure (in this 
study, 150 0 C was chosen as the highest acceptable curing temperature to 
insure no degradation to the underlying microcircuit). 
Of the six coating materials chosen for screening tests, only two 
were found to be unacceptable: the silicone DC 62-047 WE (33) and the 
epoxy ERL 4289 with HHPA (E8). The remaining coating materials (two sili­
cones, two epoxies), although exposed to a number of rather harsh tests, 
displayed excellent compatibility with the microcircuit test pcimens. On 
the basis of slight differences in overall performance, two of t e candidate 
coatings, the silicone DC 90-7 11 (Si) and the epoxy ERL 4 with dimer 
acid hardener (E5), were chosen for further evaluation. This evaluation was 
intended to expose more subtle effects of coatings on microcircuits. Further 
work was also required to show the performance of the selected coatings 
under testing to the requirements of MIL-STD-883. 
4Evaluation of the two selected coatings (Si and E5) was accopl shed 
as Task III of this program. The findings are contained in the following 
0section. 
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2. 0 TASK III: TEST PROGRAM 
2. 1 PREPARATION AND DESCRIPTION OF TEST SPECIMENS 
Of the six coatings submitted to the screening tests, two were 
selected for final evaluation: 
SS1: Dow Corning DC 90-711, a silicone 
* E5: Union Carbide ERL 4289, an ultra pure epoxy with dimer 
acid as catalyst 
Thirty-two specimens were prepared with each coating to evaluate per­
formance under the stresses of environmental testing per MIL-STD-883. 
Each specimen included a thin and thick film substrate with test patterns and 
devices as detailed in Table 14. Figure 9 shows a typical, hybrid test speci­
men after assembly and before sealing. The substrates were placed in a 
25 x 50 mm (I x Z inch) ceramic package. The 32 specimens were divided 
into three groups: 12 coated with SI, 12 with E5, and eight controls with no 
coating. These groups were further divided into subgroups which had con­
taminants and/or repairs as shown in Figure 10. 
2. 	 1. 1 Coating and Repair of Test Specimens 
The coatings were sprayed and cured on all specimens except the 
control group. Repairs were then performed on the repair group. Repairs 
consisted of removing a transistor die Q2 (NPN, 2NZZ19-A) and a chip 
capacitor CZ, cleaning off the area, and epoxy bonding a replacement. 
Aluminum wires, 0. 025 mm (0. 001 inch) in diameter, ultrasonically bonded, 
were used to interconnect the transistors. Thermocompression bonded gold 
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TABLE 14. DESCRIPTION OF ENVIRONMENTAL TEST SPECIMENS
 
Part 
Substrate 
Material 
Dimensions 
Conductors 
Resistors 
Wire Bonds 
Devices 
Thick Film 
96 percent alumina 
19. 050 x 19. 050 x 
0. 635 mm 

(3/4 x 3/4 x 0. 025 inch) 

Au (ESL 8835) 
(ESL 3800 Series) 
RI, R2: 10 /] 
R3, R4, R5: I00 K £F/ 
R6, R7, R8: I K 0/C 
All resistors over­
glazed; RI, R3, R6 
laser trimmed 
11 aluminum 0. 025 mm 
(0. 00 1 inch) diameter, 
ultrasonic bonded 
27 gold, 0. 051 mm 
(0. 002 inch) diameter 
thermocompression 
bonded 

Chip capacitor per 
Hughes Specification 
93307-27C 
18, 000 pF, 50V 
32 
Thin Film 
99 percent alumina 
19. 050 x 19. 050 x 
0. 635 mm
 
(3/4 x 3/4 x 0. 025 inch)
 
Plated Au/evaporated 
Ni/evaporated Ni Cr. 
Dielectric breakdown 
patterns (6). Interdigi­
tated capacitor (1). 
Ni Cr, untrimmed (3) 
100 £2/- and 225 0/C­
substrates 
32 aluminum 0. 025 mm 
(0. 001 inch) diameter 
ultrasonic bonded 
24 gold, 0. 051 mm 
(0. 002 inch) diameter, 
thermocompression 
bonded
 
Two transistor chips 
Q: ZN2907-1 (PNP) 
QZ: 2N2219-A (NPN) 
(Continued next page) 
(Table 14, concluded) 
Part Thick Film Thin Film 
Devices (cant) 1.91 x 1. 7 mm One beam lead device TI 
(0. 075 x 0. 050 inch) No. BLS4LSOOY (quad 
K1Z00 type 2-input NAND gate) 
Package 	 Ceramic package, American Lava 25.4 x 50.8 mm 
(1 x 2 inch). Hand solder sealed with Snl0 solder in 
dry nitrogen atmosphere. 
DIELECrRCf 
L
;AL
 
Tna fPAEICE 
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COATING COATING WITHOUT CONTROL 
COATING SAMPLEA 12) a (12) (8) 
WITHOUT WITH WITHOUT WITH WITH
 
ONTAMINMJI ONTAMINAN ONTAMINAN :IONTAMIN ONTAMINA
 
I4} ( 112) ) I4 ( 12) 4 4)() 
WITHOUT REPAIR WITHOUT REPAIR WITHOUT REPAIR 
REPAIR CYCLE REPI CYCLE REPAIR CYCLE 
(4)(4)QUANTITY 
S/N 13-16 17-20 21-24 25-28 29-32 33-36 5-8 1-4 
Figure 10. Test specimen lot categorization. 
wire, 0.51 mm (0. 002 inch) in diameter, was used for capacitor and 
substrates-to-package interconnection. The replaced devices were tested 
electrically and then recoated. Spray coating was not advisable at this stage 
because the overspray would cause excessive build-up in the unrepaired 
area. Instead, a droplet of coating material was applied to the repair region. 
The coatings in both cases were diluted to 60 percent solids with chemically 
pure toluene. The standard coating curing cycle was used. 
2. 1. 2 Addition of Contaminants to Test Specimens 
Contaminants were placed inside these packages that were designated 
to be contaminated. Contaminant selection was based on the conclusions 
from the study in Task I of the program and on discussions with the MSFC 
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Program Technical Manager. Each of the contaminated packages received 
an identical set of contaminants (Figure 11) consisting of: 
* 	 Six solder balls, 0. 152 to 0. 229 mm (0. 006-0. 009 inch in 
diameter 
* 	 Two pieces of aluminum wire, 0. 025 mm (0. 001 inch) in diarne­
ter, and 2. 540 mm (0. 100 inch) long 
* 	 Two pieces of gold wire, 0. 051 mm (0. 002 inch) in diameter, 
and 2. 540 mm (0. 100 inch) long 
* 	 About six or more assorted size broken-up pieces of silicon 
chips 
Package sealing was preceded by a vacuum bake and a two hour, dry 
nitrogen bake at 150 0 C. Parts were hand solder-sealed with SnlO solder (no 
flux) and then fine and gross leak tested. Parts that failed were repaired 
with Sn96 solder until all specimens passed the leak test. Figure 12 presents 
the sequence followed in completing the fabrication of the test specimens. 
0. 00 
Figure 	 11. Set of particulate contatminants 
placed in test specimens. 
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Figure 12. Test program flow sequence. 
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2.2 	 DESCRIPTION OF TEST PROCEDURES 
The test program followed the sequence shown in Figure 13. A 
detailed description of these tests follows. 
2. 2. 	 1 Leak Test 
Fine leak testing was conducted per MIL-STD-883, Method 1014, by 
pressurizing the parts at 2 atmospheres for 2-1/2 hours in helium and using 
a mass spectrometer to leak test the packages within the next 30 minutes. 
Parts were required to leak less than 5 x 10- 7 standard atmosphere cc/sec. 
Gross leak testing was done in fluorocarbon fluid FC 43 at 125 0 C. 
2. 2.2 PIN Test 
The Particle Impact Noise (PIN) test was conducted per Hughes test 
procedure 908054, Rev. B. The frequency was 40 Hz and the displacement 
2. 54 mm (0. 1 inch), or 8 g acceleration. Audio (speaker) and visual 
(oscilloscope) criteria were used to monitor the results. 
2. 2. 	3 Electrical Tests 
The following electrical measurements were taken on each test 
specimen. 
* 	 Resistance value on seven thick film resistors and three thin 
film resistors 
0 	 Transistor parameters: hFE and ICBO on two transistors 
* 	 Dielectric breakdown 
* 	 Insulation resistance (of thin film interdigitated capacitor) 
* 	 Capacitance and dissipation factor at 400 Hz of the interdigitated 
capacitor and the chip capacitor 
* 	 Continuity tests through the ultrasonic wire bonds and the beam 
lead device. 
The 	measurements were taken using the following test equipment. 
* 	 Resistance value. Five place digital ohmmeter with an accuracy 
of 0. 01 percent. 
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* LEAK TEST STABILIZATION THERMAL SHOCK 
ELECTRICAL TESTS 150C, 24 HOURS -65C TO tlWC, 15 CYCLES * PIN TEST 
BAKE 
METHOD 1008 CONDITION 'C" METHOD 1011 CONDITION "C" 
CK EPRTR 
SOCK 7 
-50 S KS65-C,-150C, 10 CYCLE5 
4 _CYCLING 
* 
* 
LEAK TEST 
ELECTRICAL 
CONTINUITY TEST 
METHOD 2002 
CONDITION "B" 
METHOD 1010 CONDITION " 
0 
LEA-KTEST 
WH PWCONTiNUITY TEST 
. CONSTANTEST 
* ELECTRICALTION10,OOOG, 30,0000 
METHOD 2001 CONDITION V(AND CONDITION "E") 
BURN-IN TESTSW ITH AN D4 
WITHOUT POWER 
LEAK TEST• " EP TI EST S A 
TSSA 
ROOM AMBIENT 
METHOD 1015, 240 HOURS AT 125-C PERTEST PROCEDURE 
LEAK TEST 
* PIN TEST 
* ELECTRICAL TEST AT 
TEMPERATURE 
PERTEST PROCEDURE, 
25-C, 100C, -55C 
Figure 
. 
RADIOGRAPHIC 
TEST 
PERHUGHES SPECIFICATION M092 
13. Environmental test flow for final test phase.("Method" indicates per MIL-STD-883) 
EXTERNAL AND 
INTERNAL VISUAL 
METHOD 2M9 
* 	 Transistor parameters. The gain (i. e., hFE) was measured 
on a Tektronix Type 575 transistor curve tracer. The specifi­
cation for the two transistors used was for a minimum hFE 
of 75. Leakage (i.e., ICBO) was measured at 50 volts using a 
Hewlett-Packard HP 425 microammeter. The specification for 
Q1 (2N2907-1) was 20 gA maximum and for Q2 (2N2219-A), 10 pA 
maximum. 
* 	 Dielectric breakdown. Measured with an Associated Research 
Model 422 AC Hypot Tester. Breakdown tests were done on 
specially designed parallel conductor strips; six such strips 
were etched on the thin-film substrates spaced 0. 127 mm 
(0. 005 inch) apart and 6. 35 mm (0. 25 inch) long. Each strip was 
used once only.
 
" 	 Insulation resistance. Measured with Industrial Instruments 
Model L-7 Megohmeter. 
* 	 Capacitance and dissipation factor. General Radio Automatic 
Capacitance Bridge Model 1673. Measurements were made at 
three frequencies: 120, 400, and 1000 Hz. 
* 	 Continuity tests were made using a volt-ohm-milliammeter. 
2. 2. 	4 Stabilization Bake 
Stabilization baking was done in a forced draft oven at +150°C for 
24 hours according to the requirements of Method 5004, para 3. 1. 2, of 
MIL-STD-883. 
2. 2. 	5 Thermal Shock 
Thermal shock was done per MIL-STD-883. Condition C of 
Method 1011 requires liquid immersion for a minimum of 5 minutes at 
-65 C and +150 C with a maximum transfer time of 10 seconds, 15 cycles 
total. The liquids used were alcohol/dry ice and hot peanut oil. 
2.2.6 Temperature Cycling. 
Temperature cycling consisted of ten cycles at -65 to +150°C in air. 
This test is much more benign than the preceding one. Indications are that it 
caused no additional degradation to the specimens. 
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2. 2.7 Mechanical Shock 
The specimens were subjected to five shocks at 1500 g with a Jolta 
Model M-500 drop tester. All parts passed this test. 
2. 2. 8 Constant Acceleration 
The acceleration level was planned to be 10, 000 g. Recent test data 
on other similar packages had shown, however, that 10, 000 g is near the 
upper limit that these packages can withstand. Two test specimens were 
subjected to 10, 000 g without cracking and without any wire bonds failing. 
Four additional parts were placed in the centrifuge and tested: one broke up 
into many pieces. It was decided to subject the balance to 5, 000 g in order 
not to risk losing any more test specimens. 
To further test the coatings under high acceleration conditions, sepa­
rate specimens were prepared in smaller packages as follows: thin film 
substrates, approximately 2. 38 mm (0. 094 inch) square, were epoxy bonded 
on TO-5 headers. A transistor was then epoxy bonded onto the substrate and 
aluminum wire bonds, 0. 025 mm (0. 001 inch) in diameter, were made 
between the chip and the substrate. The posts of the header were connected 
to the substrate with gold wire, 0. 051 mm (0. 002 ihch) in diameter (Fig­
ure 14). A set of seven such specimens was coated with E5 and another set 
with SI; six were left uncoated. All parts were left unsealed to allow for 
visual examination. The parts were checked visually and for electrical con­
tinuity and then acceleration tested to 30, 000 g. Visual and continuity tests 
showed no damage to any of the specimens. 
2.2.9 Burn-In 
Burn-in testing was conducted at +1250C for 240 hours. Half the 
hybrids were without power. The rest were electrically connected so that 
each of the transistors (0 1 and 02) had reverse bias applied to the collector­
base junction (HTRB test). The bias was 80 percent (48 volts) of the nominal 
60 V breakdown voltage (VCB). The bias was applied to determine whether 
"channeling" would occur. Channeling results in a conductive path on the 
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Figure 14. TO-5 header specimen for high 
acceleration testing (30, 000 g). 
surface of the silicon chip and is thought to be caused by defective dice, 
surface contaminants, or unsuitable coatings. The prime purpose here, of 
course, was to determine whether either of the coatings would contribute to 
channeling compared with the uncoated control specimens. Power was 
applied to the parts before heating and was continued till after the parts had 
cooled to room temperature following the 240 hour exposure. This procedure 
has been found to be effective for the detection of channeling effects. 
One thin film resistor, R3 (9000 ohms), of the parts biased during 
burn-in, was subjected to a continuous voltage of 20 V. This condition was 
intended to reveal possible electrolytic effects that would have resulted in the 
erosion of conductors and/or resistors. Such a phenomenon has been observed 
by others (References 4 and 5) and is attributed to ionic impurities in the 
epoxies. 
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2. 2. 10 	 Electrical Tests at Temperature 
As shown in Figure 13, the final electrical tests of all transistor 
parameters were done at three temperatures (-55, +25, and +100 0 C). All 
other transistor electrical tests were done at room temperature. 
2. 2. 11 Radiographic Test 
X-ray photographs of all the specimens were taken, and the photo­
graphs were examined at 30X magnification. 
2. 	 2. 12 External and Internal Visual 
To determine any Visible effects of the tests, it was necessary to 
remove the lid of the package. This step was done by wicking the solder off 
the perimeter of the lid with a soldering iron and a flux-impregnated copper 
braid. The presence of broken wire bonds, location of contaminants (pur­
posely placed and otherwise), and integrity of the coating were noted. 
2. 3 TEST RESULTS AND DISCUSSIONS 
2. 3. 1 	 Leak Tests 
The leak test data are summarized in Table 15. Detailed results are 
provided in the appendix (Table A- 1). All the failures in hermeticity occurred 
TABLE 15. LEAK TEST FAILURES 
Ratio of Failed Specimens to 
Total Number 
Step after which 
Leak Test was S1 E5 
Performed Coating Coating Control 
Sealing 0/12 0/12 0/8
 
Thermal shock 5/1Z 3/12 2/8
 
Mechanical shock 5/IZ 3/1Z Z/8
 
Acceleration 5/11 3/12 2/8
 
Burn-in 3/1 2/12 2/8
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during thermal shock, and it is reasonable to assume that the parts which 
leaked (the majority of the failures were gross leak failures) that had some 
peanut oil in them from the high temperature bath. Interestingly, two Sl­
coated and one E5-coated leakers passed the leak tests after burn-in. The 
explanation for that is that the peanut oil polymerized during burn-in and 
sealed the leak. It was verified during the internal visual inspection (after 
lid removal) that some of the leakers had a yellowish deposit inside which 
was probably polymerized peanut oil. 
From Table 15 it can be seen that five of 12 (42 percent) Si-coated, 
three of 1Z (Z5 percent) E5-coated, and two of eight (25 percent) control 
specimens went through the bulk of the environmental testing as leakers. 
This unplanned condition allowed evaluation of the effects of the tests not 
only on hermetic hybrids but also on leaky hybrids. 
2.3. 2 PIN Test 
A summary of the PIN test failures is shown in Table 16. These 
results are for the PIN test after the completion of burn-in. Detailed PIN 
test results are shown in the appendix (Table A-2). 
The test specimens that contained no~contaminants should all have 
passed the PIN test. In fact, one of the E5 specimens failed. This failure 
was found to be caused by a loose chip capacitor. Taking this into consider­
ation, the results of the contaminant-free packages were as expected. 
Parts with contaminants should all have failed. Three of four of the 
control specimens did. The coated parts, however, showed only one out of 
eight failures. This result indicated that the coatings served to hold the 
TABLE 16. PIN TEST RESULTS AFTER BURN-IN 
Ratio of Failed Specimens to 
Total Number 
Condition Sl E5 Control 
Without contaminants 0/3 1/4 0/4
 
With contaminants 1/8 1/8 3/4
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contaminants and keep them from moving about inside the package. This 
conclusion was verified when the packages were opened and inspected. 
2. 3. 3 Thick and Thin Film Resistor Test 
The percentage changes in the resistors are shown in Table 17. More 
extensive data are in the appendix (Table A-3). Twelve specimens were 
coated with S1 and 12 with E5; there were eight control specimens. Each 
specimen contained three thin film and eight thick film resistors. 
The total percentage changes in the resistors were within acceptable 
limits for the thin film and thick film resistors with the possible exception of 
the 10 £/O thick film resistor, which averaged about 1 percent change after 
all the environmental tests. This is not unexpected, as the 10 Q/c ink is the 
least stable of the three ink types used. Also, the measurement error is 
greater on the low value resistors (about 0. 5 percent). There were no sig­
nificant differences in the resistor changes of specimens which leaked and 
those which did not. The main conclusion that can be drawn from Table 17 is 
that there was no significant difference between either of the sets of coated 
specimens (51 and E5) and the control specimens. It can thus be deduced 
that the coatings do not significantly affect thin or thick film resistors. 
TABLE 17. RESISTOR CHANGES AFTER COMPLETION OF 
ENVIRONMENTA-L TESTS 
Total Percentage Change 
Twelve S I Twelve E5 Eight Control 
Type of Resistor Specimens Specimens Specimens 
Thin Film 0. 06% 0. 04% 0. 04% 
Thick Film 
10 Q/0 1. 03% 1. 02% 0. 90% 
1 K S/I 0.01% 0.01% -0.01% 
100 K Q/Q 0. 00% 0.02% 0 02% 
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Table 18 displays the values for thin film resistor R3 before and 
after burn-in. This resistor was powered at 20 rilliwatts for 240 hours at 
an ambient of +125 0 C. The voltage field from this resistor to the adjacent 
conductor was intended to determine the electrolytic effects of the coatings. 
Resistor R3 stability is compared to the stability of the same resistor on 
TABLE 18. EFFECT OF BURN-IN ON RESISTOR R3 
All resistance values are in kilohrns. 
With Power Without Power 
Coating Number Before BI After BI %AR Number Before B1 After BI %AR 
14 16.934 16.934 0.00 16 9.9369 9.9377 0.01 
15 15.947 15.948 0.01 19 18.733 18.734 0.01 
17 9.4777 9.4787 0.01 z0 17.421 17.425 0.02 
18 20.71Z 20.715 0.01 23 19.325 19.328 0.02 
z1 9.6030 9.6053 0.02 24 14.153 14.153 0.00 
22 18.143 18.150 0.04 
Average Change % 0.015 Average Change o 0.01 
26 15.021 15.015 -0.04 25 13.344 13.344 0.00 
27 17.853 17.857 0.02 28 15.547 15.547 0.00 
30 9.2470 9.2484 0.02 29 15.127 15.130 0.02 
E5 31 8.8165 8.8172 0-.01 32 14.902 14.903 0.01 
35 14.541 14.544 0.02 33 13.851 13.854 0.02 
36 16.185 16.189 0.02 34 16.463 16.466 0.02 
Average Change % 0.02 Average Change % 0.01 
2 16.369 16.370 0.01 1 18.Z73 18.274 0.01 
3 15.416 15.418 0.01 4 16.200 16.204 0.0Z 
Control 15.952 15.953 0.01 6 16.258 16.258 0.00 
8 8.6211 8.6214 0.00 7 18.416 18.417 0.01 
Average Change % 0.01 Average Change % 0.01 
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specimens that did not have power applied during burn-in. The average , 
change for Si with power is 0.015 percent and without power, 0.01 percent. 
For E5 it is 0.02 percent and 0.01 percent without. For the controls it is 
the same (as it should bel. The percentage changes in resistance values with 
and without power were so slight that they can be attributed to the inaccuracy 
of the measuring instrument or to the heating effect of the applied power. 
For example, the average percentage difference in the resistors coated with 
Si with and w-ithout power is only 0. 005 percent (i. e., 0. 015 percent minus 
0. 01 percent). For a 20, 000 ohm resistor, this is only I ohm. Since the 
resistors appeared to exhibit no visual change (i.e. , such as corrosion) and 
since the change in resistance was so small, it must be concluded that, from 
a practical standpoint, there was no significant difference due to the coatings 
and that neither coating exhibited any electrolytic effect. 
2. 3.4 Transistor Tests 
A summation of the results of the HTRB (high temperature reverse 
bias) burn-in test on the PNP and NPN transistors is shown in Table 19. 
Detailed results are given in Table A-4 of the appendix. 
TABLE 19. RESULTS OF TRANSISTOR ELECTRICAL TESTS 
Number of Failur-es 
Identification After After Total
 
of Sample After Accelera- HTRB No. of
 
Transistor Size Sealing tion Burn-in Failures Remarks
 
Coated ZZ 0 1 0 1 Open wire bond 
with S 1 
Coated 24 I0 0 5 1 Open wire bond 
with E5 2 Three of the 
4 failures were 
wire bonds. 
The other was 
a high ICBO 
. 
Not coated 16 0 0 00 
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A total of six failures out of 62 transistors occurred. Of the six 
failures, however, five were wire bond failures. Only one failure was a 
transistor electrical failure (i. e. , excessive leakage current ICBO). It 
would thus appear that the E5 epoxy coating is possibly more degrading to 
aluminum ultrasonic wire bonds than the Si silicone coating, but it cannot be 
concluded that the E5 coating is more harmful to active devices. This result, 
in fact, is shown to be exactly the case in a later discussion of the wire bond 
test results, in which the E5 was found to be the poorer of the two coatings. 
Although stronger, E5 is unyielding under thermal differences. 
Discounting all wire bond-related failures, only one failure of 24 
(i. e. , 4 percent) can be attributed to any sort of "channeling" or other semi­
conductor surface phenomenon caused by the silicone or epoxy coatings. 
This single failure occurred on an NPN chip coated with the epoxy E5. It is 
felt that this is too small a sample size from which to draw any firm con­
clusions on the effects of the coating. For this reason, it is concluded that 
there was no difference in transistor electrical failures regardless of 
whether: 
1. The transistor was NPN or PNP
 
Z.- The package was hermetic or wa a leaker
 
3. The package was deliberately filled with contaminants 
4. The transistor had been repaired 
5. The transistor was coated with SI, E5, or not coated. 
2. 3. 5 Dielectric Breakdown Test 
The results of the dielectric breakdown test are summarized in 
Table 20. These results represent the voltage breakdown values observed 
after the completion of the environmental tests listed previously in Fig­
ure 13. 
These data show an increase in voltage breakdown as a result of the 
coating. Although the SI coating may appear slightly superior to E5, the 
nature of this test and the accuracy of the Hypot tester would negate such a 
slight difference in average readings (i.e., 1200 volts V versus 1166 V). 
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TABLE 20. DIELECTRIC BREAKDOWN TEST RESULTS 
Voltage Breakdown Values, volts 
Si E5 Control 
Item Coating Coating (No coating) 
Average breakdown voltage 1200 1166 737
 
Standard deviation 126 Z93 358
 
Number of specimens 11 12 8
 
Minimum reading 1000 600 500
 
Maximum reading 1400 1400 1600
 
There appears no question, however, that both coatings were considerably 
better than no coating at all. The results were about the same whether the 
packages were hermetic or not. The dielectric breakdown of all the speci­
mens showed a marked improvement after the parts were sealed in dry 
nitrogen. 
2. 3. 6 Insulation Resistance Test 
The interdigitated capacitor C1 (see Figure'9) was used for checking 
the insulation resistance. As with all the other electrical measurements, 
readings w-ere taken-befor-e coat-ing, after sealing, -afterf & eerah-6n testing, 
and after burn-in. The data show that the majority of specimens, coated and 
uncoated, exceeded 5 x 10 12 ohms, which was'the upper limit of the measur­
ing instrument. In essence, this test gave no negative information, since 
none of the parts failed. The insulation resistance of the alumina substrate 
was improved slightly by coating with either SI or E5 on 25 percent of the 
samples. On only two samples did the coating lower the insulation resistance. 
Si appeared to be better than E5. The actual readings are given in Table A-5 
in the appendix. 
2. 3. 7 Capacitance Test 
The test results on the chip capacitor and the interdigitated planar 
capacitor are given in Table 2 1. Specific capacitance reading for each of the 
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TABLE 21. AVERAGE PERCENTAGE CAPACITANCE CHANGE 
Average Capacitance Change, percent 
Coated Coated Control 
Type of Capacitor with Si with E5 (No Coating) 
Cl - Interdigitated thin film +7 +1. 04 +2.55 
capacitor (approxi- a- = 5.5 a = 4.48 (r = 8.74 
mate value = 
25 picofarads) 
C2 - Chip capacitor +0.09 -0. 39 +1.01
 
(approximate value = a-= 1. 04 a- = 1. 93 T = 0.32
 
17 nanofarads)
 
62 capacitors tested are given in Table A-6 in the appendix. The values in 
Table 21 represent the average percentage capacitance change (and standard 
deviation) of the specimens before coating until after completion of all the 
environmental tests. The value of the thin film interdigitated capacitor was 
found to be about 25 pf and was subject to a rather large measurement error. 
This accounts for the large scatter in the data. The chip capacitor value was 
much higher and yielded more accurate measurements. The results indicate 
no significant variation between the three groups. Measurements of the dis­
sipation factor were also made but did not yield any meaningful data and 
therefore are omitted from this report. 
Z. 3. 8 Wire Bond Continuity Test 
Each specimen had 28 aluminum wires and 40 gold wires. All wire 
bonds were pretested before sealing by nondestructively pulling the loops. 
Aluminum wires were nondestructively pulled with a 1 gm force and gold 
wires with 3 gms. Electrical continuity tests and visual examination of the 
specimens after completion of environmental exposure revealed a number of 
broken wire bonds. The results are given in Table 22. These data indicate 
that the E5 epoxy coating caused 10 percent aluminum wire bond failures and 
no gold wire failures. SI was better than ES, having only 3.6 percent 
49
 
TABLE 22. SUMMARY OF INTERCONNECTION
 
FAILURES DUE TO ENVIRONMENTAL
 
TESTING
 
Si E5 Control 
Item Coating Coating (No Coating) 
Number of aluminum wire failures 11 31 3 
Total number of aluminum wires 308 308 196 
Percentage of aluminum wire 10.0% 1.5%
 
failures
 
Number of gold wire failures 1 0 0 
Total number of gold wires 440 440 280 
Percentage of gold wire failures EE 0% I a :] 
Number of beam lead failures 0 0 0 
Total number of beam lead 12 12 8
 
devices
 
Percentage of failures 0%B]h 
aluminum wire failures and 0.2 percent gold wire failures. The controls 
were best with 1. 5 percent aluminum wire failures and no gold wire failures. 
There were no beam lead device bond failures. 
It should be noted that practically all the wire bond failures occurred 
in packages that exhibited gross leaks. Thus moisture could have entered 
these packages and contributed to the wire bond failures. If this was the 
case, it would appear that the coatings did not protect the wire bonds from 
this moisture or other atmospheric contaminant. 
50
 
2. 3. 9 Final Visual Inspection 
When all tests were completed, the parts were X-rayed, delidded, 
and inspected. This allowed determination of the exact number of wire bond 
failures, because most continuity loops contained more than one wire. It 
was found in one of the E5 coated specimens that a chip capacitor had detached 
from the substrate. It is not known when this failure occurred but it did 
result in destroying practically all of the wire bonds in that specimen. It 
would appear that the epoxy coating does not insure against chip components 
coming loose. Similarly, one of the control specimens also contained a 
loose chip capacitor, and here too, the loose wire bonds were discounted, 
although the transistors and the wires were unaffected. 
Visual examination of the coated specimens showed that in both the 
S I and E5 specimens the purposely introduced contaminants such as wires, 
pieces of silicone, and solder balls adhered fairly well to the coating and 
seemed to be immobilized. They were not, however, in electrical contact 
with the substrate to cause circuit malfunctions. The contaminants were 
placed in the package after coating. The PIN test results confirm the conclu­
sion that the coatings serve as a kind of "flypaper, " entrapping contaminants 
on their surface. The coatings would probaily immobilize contaminants 
under them. 
Visual inspection also verified that some of the leak failures had 
peanut oil in them. The peanut oil had solidified, probably as a result of 
the burn-in, and appeared as a yellowish coating or a stain on the circuit 
and inside the cover. As previously mentioned, no direct correlation was 
found between the presence of a leak and electrical degradation. The coat­
ings appeared unaffected by any of the tests and were still smooth and con­
tinuous. ES had darkened slightly. 
The X-rays made before delidding showed the dislocated capacitors. 
Broken wire bonds were undetectable, and aluminum wires were not visible. 
Gold wires were visible, as were the solder ball contaminants (see Fig­
ures 15 and 16). As an inspection tool, X-rays are of limited usefulness. 
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Figure 15. X-ray photograph of 
specimen No. 8 showing: 
1. 	 capacitor chip dislodged, lower 
left -hand corner 
2. 	 broken solder seal, middle right­
hand side 
N. .3. contaminants (solder balls), 
lower left corner 
Figure 16. X-ray photograph of 
specimen No. z0 showing contaminants: 
1. 	 gold wire, far right 
2. 	 solder balls, middle left 
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3.0 CONCLUSIONS
 
As a result of the efforts on Tasks II and III, the following conclusions 
were reached. 
* 	 Both the epoxy and silicone coatings entrapped contaminants on 
their surfaces and prevented such contaminants (e.g., solder 
balls, loose wires, etc.) from causing either electrical or 
mechanical damage inside the sealed hybrid. 
* 	 Neither coating caused any significant effect (good or bad) 
on either thick film or thin film resistors. No electrolytic or 
visual effect was noticed on any of the tcoated resistors, even 
after power-on tests at +1Z5C. Coated resistors could be 
trimmed through the coating. 
* 	 Neither coating caused any degradation in the electrical properties 
of either NPN or PNP transistor chips, even after a Z40 hour 
high temperature reverse bias test. 
* 	 Neither coating caused any degradation in the electrical or 
mechanical properties of capacitor chips. 
* 	 Both coatings appeared to adversely affect aluminum ultrasonic 
wire bonds, but not gold thermocompression wire bonds. The 
effect was noticed after thermal shock and, in some instances, 
after mechanical shock and acceleration. The epoxy coating 
was worse than the silicone coating. 
* 	 Both coatings had adequate electrical properties, such as 
dielectric breakdown strength (300 to 400 volts per mil) and 
insulation resistance (>5 x 1012 ohms). 
* 	 Both coatings could be applied evenly by spraying and could 
subsequently be removed for rework. 
* 	 Both coatings were sufficiently flexible to withstand normal 
stresses encountered in thermal shock and temperature cycling, 
and both could withstand the normal solvents used in hybrid 
cleaning processes. 
* 	 Although both coatings outgassed to some extent after 1000 hours 
at +150 0 C, the outgassing products were not considered harmful. 
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* 	 The coatings were chemically stable in air for 10 minutes at 
+200°C, for 30 minutes at +1750C, and for 1000 hours at +1500C. 
They did not degrade, melt, or discolor under any of the environ­
mental exposures. 
Finally, the silicone coating appeared to be slightly superior to the 
epoxy coating; the difference, however, was slight. The basic purpose of 
the coating was to protect the hybrid microcircuit from contamination - to 
'
tpassivate" the hybrid. A secondary purpose was to immobilize particles. 
Both coatings performed these functions, and both coatings were electrically 
and thermally stable. The coatings improved even the dielectric strength of 
the substrate. Nevertheless, the test specimens without coatings performed 
as well, or better, than the coated specimens. The coatings do appear to 
have a slight adverse affect on wire bonds and on certain thick film resistors. 
A decision concerning the utilization of coatings in microcircuits needs 
to be made on an individual circuit (or perhaps process) basis. The benefit 
gained in protection from loose particles needs to be weighed against the 
required additional processing cost and the minor adverse effects incurred 
by the use of coatings. 
54
 
4.0 REFERENCES
 
1. F. 	 W. Oberin, Development for Application of Parylene Coatings, 
Final Report on Contract NAS 8-29940, Hughes Aircraft Company, 
Culver City, CA, June 1974. 
2. J.R. Szedon, T.A. Ternofonie, and T.R. Kiggens, Protective Coatings 
for Hybrid Microcircuits, Final Report No. ECOM-7Z-0217-F 
(Contract DAAB07-72-C-aZ17), Westinghouse Electric Corporation, 
Pittsburgh, PA, July 1974. 
3. J.J. Licari, T.J. LaChapelle, G.W. Braun, and B.A. Antista, 
'Conformal Polymer Coating for Non-Lidded Hybrid Applications, " 
Proc. International Society for Hybrid Microelectronics, 1974. 
4. 	 M. Stanquist, "Electrolytic Corrosion Attributed to Adhesives in 
Hybrid Assemblies, " Proc. International Society for Hybrid 
Microelectronics, 1970. 
5. R.S. Spriggs and A.H. Cronshagen, "Metallization Failures Caused 
by Organic Adhesives Used in Hybrid Microelectronic Devices," 
IEEE Trans. on Reliability Physics, 1973. 
6. 	 J.R. Prather, S.D. Robertson, and J.W. Slemmons, "Gold Thick 
Film Conductors for Aluminum Wire Bonding, " International 
Microelectronics Conference (IMC 1974 West), Anaheim, CA, 
February 1974. 
7. 	 J.B. Prather, S.D. Robertson, and J. W. Slemmons, "Aluminum Wire 
Bonding to Gold Thick Film Conductors, " Electronic Packaging and 
Production, May 1974. 
8. 	 S. Goldfarb, "Wire Bonds on Thick Film Conductors, " Proc. 21st 
Electronic Components Conference, May 1971. 
9. 	 W. R. Rodrigues de Miranda and R. G. Oswald, "Changes in Strength 
and Resistance after Burn-in of Aluminum Wire Bonds to Thick 
and Thin Film Gold, " Proc. International Society for Hybrid 
Microelectronics, October 1974. 
55
 
APPENDIX 
CONTENTS 
Table A-i. Leak test results. 
Table A-2. PIN test results. 
Table A-3. Effects of coatings on resistors. 
Table A-4. Transistor test results. 
Table A-5. Insulation resistance test results. 
Table A-6. Capacitance measurements. 
PRECEDING PAGE BLANK NOT FlMED 
57
 
TABLE A-i. LEAK TEST RESULTS 
Specimen fDescription Fine Leak Test (atm. cc/sec.) and Gross Leak Test Results (Pass or 
0Fail) 3 
Cont & Thermal Mechanical 
No. Coating Repair 4 After Sealing Shock Shock Acceleration Burn-in 
13Z. 0 x 10 9 P* 3.0 x l P 4.0 x 1 P Note "/ 
9 - 8 9 914 	 3.2 x 10 - P 3. Z x lo P 7.0 x 10 - P 3.5 x 10 - P 4.4 x 10 - 8 P 
9 P 8 9 9 915 3.0 x 10 - 3.0 x 10 - P 4. 2 x 10 - P 9.0 x 10 - P 9.2 x 10 - P 
1-9 16 1.0x I0- 9 P* 2.Zx 10- 8 P 3.8 x l0-9 P 1.0x 10-9 P 9.0x l0- 9 P 
17 C 1.6x 10-7P 1.8 x 10-8 P 4.0x 0-9 P 1.5 x 10- 9 P 7.8x 10-9 p 
8 6 6 918 C 2. 6 x 10 - P 5. 9 x 10 - P F 6.0 x 10 - F 6. Z x 10 - P 
19 C Z. Zx 10-9 P Z.4x 10-8 P 9.6 x 10-9 P 8.0x 10-9 P 3.0x O0-8 P 
10 -- 9 	 9 - 9 9 92 10 C 1.6 x 10 P 7.6 x P 4.0 x 10 P 1.8 x 10 - P 1.4 x 10 - P 
8 621 CR 4.0 x 10 - P F F F F F 5. Z x 10 - F 
22 CR 5.4 x 10- 9 P F F F 9.Z x10 -F9 P®3 
23 CR 3.8 x 10 - 8 P FF _F F P F 
24 CR 1. 0 x 10 - 9 P F _ F F F P F 
(Continued next page) 
*Indicates reworked packages
 
Note 1: This part broke during acceleration testing.
 
Note 2: These parts were checked twice and did pass gross leak test.
 
Note 3: P = pass; F = fail . 
Note 4: C = contaminants deliberately placed inside these packages 
CR = contaminants inside package and Q2 and C2 replaced and recoated prior to sealing 
package, simulating repair 
(Table A-1, concluded)
 
Specimen Description Fine Leak Test (Atm. cc/sec.) and Gross Leak Test Results (Pass or Fail)
3
 
No Coating 
Cont & 
Repair 4 After Sealing 
Thermal 
Shock 
Mechanical 
Shock Acceleration Burn-in 
25 E5 4 2x 10-8 P ' -  Z.4x 10-9 P 5.0 x 10-9 P 1.8 x 10-9 P 1.4x 10-8 P 
26 7.4 x 10 ­ 9 P 2.4 x 10 ­ 9 P 8.4 x 10 ­9 P 4.8 x 10 ­9 P 5. 2 x 10 ­9 P 
27 7 2 x 10 ­8 1 1.6 x 10 ­ 9 P 4. Z x 10 ­9 P Z.0 x 10 ­ 9 P 5.4 x 10- 9 P 
Z8 5.0 x 10 ­ 9 P 1.0 x 10 ­ 9 P 3.0 x 10 ­9 P 1.6 x 10 ­ 9 P 5. 0 x 10 ­9 P 
29 C 3.4x 10-9 P F F F _F P F 
30 C 1.Z x 10 ­ 9 P FF _F _F 1 Z x 10 ­8 F 
31 C 1,5 x 10 ­ 9 P l.Z x 10 ­ 9 P 3.8 x 10 ­9 P 1.0 x 10 ­ 9 P 4. Z x 10 9 P 
32 C 1.0 x 10 ­9 P 1 7x 10 ­9 P 3.4 x 10 ­9 P l.2 x 10 ­ 9 P 2,8 x 10 ­8 P 
ON 33 CR 4 0x 10-8 P 1 2 x 10-9 P 3.0x 10-9 P 0.8 x 10-9 P 1.4x 10-9 P 
34 CR 1 2 x 10-9 P 2.4x 10 9 P 4. 2 x 10 - 9 p Z 2x 10-9 P 1.0x 10-9 P 
35 CR 3. 0 x 10 - 8 P 2.0 x lo ­7 P ? P 9.4 x 10 ­ 9 P 3.8 x 10 ­ 9 P 
36 CR 4. 2 x 10 ­8 P F .F F F F F 4.6 x 10 ­ 9 PO 
1 
z 
Control 6.4 x 
5.0 x 
10-9 P -
10-9 P '* 
3. Z x I0-8 P 
6.2 X 10-9 P 
4.4 x 
7.8 x 
10-9 P 
10-9 P 
4.4 x l0-9 P 
1.4x 10- 8 P 
2.0 x 10-8 
1.7x 10- 7 
P 
P 
3 4 .8 x 10 ­7 P' 6.0 x 10 ­6 P F F 6.0 x lo ­7 F 6.0 x 10 ­ 6 F 
4 2.8 x 10- 9 P'* Z.8 x 10 - 8 P 6.0 x 10 ­9 P 4. Z x 10 ­9 P 1.Z x 10 - 8 P 
5 C 1.0 x 10- 9 P 2.8 x 10 ­8 P 5.0 x 10 ­9 P 2.0 x 10 ­9 P 5.0 x 10 ­8 P 
6 C 1.0x 10- 8 P 1.5 x 10-9 P 3. Zx 10-9 p Z.2x l0- 8 P Z.0x 10-9 P 
7 C 1.0 x 10 ­ 9 P Z.5 x 10 ­9 3.4 x 10 ­9 P Z.0 x 10 ­9 P 8.0 x 10 ­ 9 P 
8 C 8.8 x 10 ­ 9 P F F F F 1.0 x l0 9 F 4. Z x 10 ­6 P 
"Indicates reworked packages 
TABLE A-2. PIN TEST RESULTS
 
Specimen Description 
Cont. & Q After 
No. Coating Repair 
13 Si 

14 

15 

16 

17 C 
18 C 

19 C 

20 C 

21 CR 

ZZ CR 

23 CR 

24 CR 

Z5 E5 
26 

27 

28 

Z9 C 

30 C 

31 C 

32 C 

33 CR 

34 CR 

35 CR 

36 CR 

1 Control 
z 

3 

4 

5 C 
6 C 
7 C 
8 C 
*These parts were subjected 
Sealing 
P 

P 

P 

P 

P 
F 

F 

P 

P 
P 
P 

P 
P 
F 

P 

P 

P 

F 

P 

P 

F 
F 
P 
F 
F 
P 

F 

P 

F 
F 
F 
P 
to 10, 000 g. 
PIN Test Results 
After 
After Acceleration burn-in 
broke-up during accel* 
P p 
P P 
P p 
I-1 P 
P F 
P P 
P P 
P P 
P P 
P P 
P P 
F F 
P P 
F P 
F P 
P P 
P P 
F P 
F P 
F P 
F F 
F P 
P P 
F* P 
P* P 
F* P 
F* P 
F 
F 
F 
P 
All others 5, 
F 
F 
F 
P 
000 g. 
QC: contaminants deliberately placed inside the package 
R: repairs made prior to sealing - QZ & C2 replaced 
P =Pass; F= Fail 
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TABLE A-3. EFFECT OF COATINGS ON RESISTORS -PERCENT CHANGE
 
AFTER ENVIRONMENTAL TESTING
 
Thin Film Resistors Thick Film Resistors 
10 ohm/sq. ink 1 Kf/sq. ink 100 KQ/sq. ink 
Part 
Specimen No. R1 RZ R3 Ri RZ R6 R7 R8 R3 R(4 15 
S1 Coating 14 .04 .03 .02 1.16 52 .05 02 . 03 .02 .01 .00 
15 .04 .03 .0z .60 .98 .05 .02 .01 .04 .02 .03 
16 .04 .04 .06 4.33 .27 .09 -.20 -.38 .01 .00 .00 
17 .04 .02 .05 1.41 1.59 .05 .03 .03 .01 .01 .00 
@ .06 .04 .03 .6z .94 04. .OZ-.03 -.03 -.03 
19 .03 .03 .02 1.03 1.00 .06 .01 .01 .02 .00 .00 
z0 .44 .13 .14 .60 1.01 -.04 .15 .03 .01 .00 .00 
S .06 .04 .06 1.39 1.02 .04 .01 .02 .02 .01 
.11 .05 .06 .67 1.07 .15 .00 .02 .04 -.02 -.03 
O .09 .04 .04 .43 .18 -.02 -.01 -.01 .01 -.01 .00 
© .04 .03 .03 .74 1.09 .00 -.02 -.02 .00 .00 .00 
Average AR .06% 1.03% .01%0 .00% 
Standard deviation ar = .07 a= .82 ar = .09 a = .02 
Q Circled specimens were leakers 
(Continued next page) 
(Table A-3, 
Specimen 
continued) 
PartI 
No. 
Thin Film Resistors 
R RZ R(3 
10 ohm/sq. ink 
R IRZ 
Thick Film Resistors 
I K 2/sq. ink 100 i 
_ 
R6 17 R8 R3 
Q/sq. ink 
R4 15 
E5 Coating 25 .03 .03 .03 .75 1.00 .18 .01 .0Z .09 .00 .01 
26 .04 .03 .03 .88 1.16 .22 .0z .01 .03 .03 
27 .03 .03 .03 2.10 1.21 .03 -.0Z -.02 .02 .01 .01 
28 
S 
.03 
.04 
.0Z 
.04 
.0z 
.03 
1.00 
.75 
1.0 
.58 .02 
-.03 
.00 
-.02 
-.01 
.02 
-.05 
.01 
.01 
.00 
.01 
01 .01 .04 .04 .48 +.55 .03 .00 -.01 -.0Z -.01 .00 
31 .03 .02 .01 1.66 1.53 .Z0 -. 01 -.01 . 18 -. 01 .06 
32 .03 .04 .03 " .80 1.06 .01 -.02 -.01 .01 .02 .00 
33 .04 .04 .04 .81 1.17 -.01 -.04 -.11 .0Z .01 -.01 
34 .06 .06 .06 1.ZI .88 .04 -.01 .00 .03 .02 .0Z 
35 .06 .05 .06 .7Z 1.32 -.02 -.01 -.01 .07 .0Z .0Z 
Average % AR 
Standard deviation 
.05 .04 
.04% 
= .01 
.06 .86 1.05 
1.0Z% 
= .37 
.15 -.01 .00 
.01% 
= .07 
.0Z .01 
.02% 
= 
.01 
.04 
(DCircled specimens were leakers (Continued next page) 
(Table A-3, concluded) 
Thin Film Resistors Thick Film Resistors 
Part 
10 ohm/sq. ink I K C/sq. ink 100 K 2/sq. ink 
Specimen No. RI RZ R3 RI R2 R6 IR7 R8 R3 R4 R5 
Control 1 .03 .03 .02 .67 1.44 -. 30 -. Z4 -. 19 -. 51 
(no coating) 
2 .04 .04 .02 1.01 1.43 .05 .02 .02 .0z .00 .01 
9 .-05 . 05 .03 .80 1.24 -. 04 -. 0Z -. 15 -. 07 .31 .33 
4 .05 .03 .95 1.34 .05 .01 .01 .03 .01 .01 
5 .03 .01 .02 .77 .90 .03 .0Z .02 .03 . 02 .01 
0' 
6 .04 .04 .02 .83 .80 .07 .01 .0Z .04 .02 .02 
7 .17 .03 .02 1.02 .87 .05 .02 .01 .03 .39 .00 
(D .03 .03 .05 .47 -. 19 .03 .02 .03 .01 -. 01 -. 01 
Average o AR .04%o . 90 
-. 019% . 02% 
Standard deviation a, .03 
- = .40 o = .09 = 7.17 
( Circled specimens were leakers 
TABLE A-4. TRANSISTOR TEST RESULTS
 
All transistors pass initial tests before coating. 
After Sealing Acceleration Burn-in 
b4 0rN 
Cd 0 Bias 
No. oU ow u j: Transistor h FE 0CBO h FE £BaICBO Applied IFE ICBO 
13 Si 01 P P Package broke-up in Accel. 
0Z P P 
14 Q1 P P P P Yes P P 
0Z P P P P P P 
15 Q1 P P P P Yes P P 
0Z P P P P P P 
16 Q P P P P No P P 
Z P P P P P P 
17 8 C Q1Q2 PP PP PP PP Yes PP PP 
18 C 0l P P P P Yes P P 
QZ P P P P P P 
19 C 0l P P P P No P P 
QZ P P P P P P 
20 C Q1 P P P P No P P 
QZ P P P P P 
21 CR Q1 P P P P Yes P P 
0z P P Open P Open P 
zz CR 0l P P P P Yes P P 
0Z P P P P P p 
23 CR 0l P P P P No P P 
0Z P P P P P P 
Z4 CR Q1 P P P P No P P 
QZ P P P P P P 
Q0: ZN2907-1 PNP- hFE: 75 mm (@ lOv, 10 mA) ICBO: 20t A @ 50v 
0Z: ZNZZ19-A NPN -hFE: 75 min (@ lOv, 10 mA) ICBO: 10 ±A @ 50v 
Q Circled parts are leakers. All others are hermetic. 
Broken wire bond 
O External C-E short 
(Continued next page) 
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(Table A-4, continued) 
After Sealing Acceleration Burn-in 
4 Bias 
No. 0U 0U C4 Transistor h FE ICBO h FE ICBO BiaApplied h FE CBO 
Z5 E5 0l P p P P No Open Open@ 
QZ Open P Open P Open P 
Z6 0l P P P P Yes P P 
Q2 P P P P P P 
27 Q1QZ P P P P P P PP Yes P P P P 
Z8 Q1QZ P P P P P P P P No F 
3 
P 
P 
P 
Q E5 C 0l P P P P No P P 
Q2 P P P P P P 
0 C Q1 
QZ 
P 
P 
P 
P 
F 
P 
P 
P 
Yes ? 
P 
P 
P 
31 C l P P P P Yes P P 
0Z P P P P F F 
32 C 01 P P P P No P P 
02 P P P P P P 
33 CR Q P P P P No P P 
0Z P P P P P P 
34 CR 0l QZ P P P P P P P P No P P P P 
35 CR 0l P P P P Yes P P 
QZ P P P P P p 
36 CR 0l P P P P Yes P P 
Q2 P P P P Open Open* 
I C 0l P P P P No P P 
2 
0 
N 
02 
0l 
P 
P 
P 
P 
P 
P 
P 
P Yes 
P 
P 
p 
P 
T 02 P P P p p p 
4 
R 
0 
L 
Q1 
02 
QI 
P 
P 
P 
P 
P 
P 
P 
P 
P 
P 
P 
P 
Yes 
No 
P 
P 
P 
P 
p 
P 
I Z P P P P P p _ 
0l: 2NZ907-1 PNP - hFE: '75 mm (@ lOv, 10 rA) ICBO: ZOpA @ 50v 
QZ: 2NZ219-A NPN - hFE: 75 mn (@lOv, l0 mA) ICBO: 10 bA @ 50v 
Q Circled parts are leakers. All others are hermetic. 
Broken wire bondO External C-E short (Continued next page) 
*heavy coating 
66 
(Table A-4, concluded) 
After Sealing Acceleration Burn-in 
4-.
rd 0 Bias 
o 0oW h I h Bias hNo. U U p4 Transistor FE CBO FE CBO Applied FE ICBO 
5 C C Q1 P P P P Yes P P 
O Q2 P P P P P P 
6 N C 01 P P P P No P P 
T Qz p P p P p P 
7 R C 0l P P P P No P P 
O 02 P P P P P P 
8 L C Q1 P P P P Yes P P 
0Z P P P P P P 
Q: 2NZ907-1 PNP - hFE: 75 min (@ 10v, 10 mA) ICBO: 20 iA @ 50v 
QZ: 2NZ219-A NPN - hFE: 75 mm (@ bOv, 10 mnA) ICBO: 10 1A @ 50v 
O Circled parts are leakers. All others are hermetic. 
OBroken wire bond 
OExternal C-E short 
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TABLE A-5. INSULATION RESISTANCE TEST RESULTS
 
All values in megohms 
Package 
Number Coating 
13 Si 
14 
15 
16 
17 
18 
19 
Z0 

zi 

ZZ 

Z3 

24 
Z5 E5 
26 
Z7 

Z8 

29 
30 

31 

32 
33 

34 

35 

36 

1 Control 
2 
3 
4 
5 
6 
7 
8 
Before 
Coating 
1, 000 K 
>5, 000 K 
>5, 000 K 
1, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
500 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
600 K 
600 K 
>5,000 K 
>5, 000 K 
6 
>5, 000 K 
>5, 000 K 
500 K 
>5, 000 K 
>5, 000 K 
500 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
After 
Sealing 
4,000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5,000 K 
>5, 000 K 
>5, 000 K 
3,000 K 
>5, 000 K 
280 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
>5,000 K 
>5,000 K 
>5, 000 K 
16K 
>5, 000 K 
>5, 000 K 
>5,000 K 
>5, 000 K 
>5, 000 K 
>5,000 K 
>5, 000 K 
>5, 000 K 
>5, 000 K 
After After 
Acceleration Burn-in 
Broke 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5,000 K 100 K 
>5, 000-K >5, 000 K 
>5, 000 K 550 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
600 100 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5,000 K 12 K 
>5,000 K 8 K 
>5, 000 K >5, 000 K 
500 K 20 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5,000 K >5,000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5,000 K 20 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
>5, 000 K >5, 000 K 
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TABLE A-6. CAPACITANCE MEASUREMENTS 
C I nterdigititated Thin Flm(pf) CZ, KIZ00 Chip (values in nf) 
Speci- Before After Before After
 
men Coating Burn-in AO X/- Coating Burn-in A/o x/o
 
Si 	 14 Z4.44 Z6.40 8.0Z 17.50 17.71 1.20
 
15 24.68 Z5.64 3.89 17.26 17.21 -.Z9
 
16 21.60 26.40 ZZ.22 17.89 18. 05 .89
 
17 Z.78 Z4.10 10.65 17.03 17.16 .76
 
18 Z6.56 28. 1Z 5.87 17. 91 17. 97 .34
 
19 24.97 Z6. 15 4.73 16.99 17.23 1.41
 
Z0 ZZ.31 Z3.08 3.45 19. 16 19.35 .99
 
Z2 21.71 ZZ.52 3 73 17.21 17.08 -. 76 
ZZ ZZ.51 24.0Z 6.71 17.07 16.80 -1.58 
23 Z6. 14 27.09 3. 63x = 7.00% 16. 93 16.79 -. 83 x = .09 
24 25.45 Z6 50 4.13 =5.5 18.01 17.81 -1.11o =1.04 
E5 	 25 24. 13 Z4. 70 Z.36 16. 68 detached 
Z6 Z5. 18 24.35 -3.30 17. 96 18.24 1.56 
27 Z4.08 25.Z1 4.69 17. 15 17.20 .29 
Z8 Z3.80 Z4.37 Z.39 19.21 19.Z8 .36 
Z9 Z3.19 Z3.62 1.85 17 11 17.15 .23 
30 ZZ.04 ZZ.32 1.Z7 17. 16 17. 18 .1z 
31 23.52 23.73 .89 17.82 17.93 .62 
32 27.50 26.Z6 -4.51 	 18.61 18. 74 .70 
33 26.76 25. 14 -6.05 17.03 16. 93 -.59
 
34 25. 90 Z5. Z4 -Z.55 17.36 17. 19 -.98
 
35 24.62 Z6.75 8.65 x = 1.04 17.45 17.30 -. 8 6x =-.39 
36 ZZ.4Z Z3.93 6.74oa = 4.48 17.35 16.35 -5.76 r = 1.93 
Control 1 21.54 25.30 17.46 17. 97 18.22 1.39 
Z Z4.51 Z3.75 -3.10 16.73 16.81 .48 
3 ZZ.44 Z.42 -.09 16.55 16.7Z 1.03 
4 ZZ.54 26.04 15.53 	 17.20 17.40 1. 16 
5 23.81 23.14 -2.81 18.93 19.07 .74 
6 ZZ.18 22.07 -.50 17.53 17.70 .97 
7 23.34 ZZ.28 - 4 .54 x = Z.55 19.47 19.72 1. Z8x= 1.01 
8 ZZ.90 ZZ.54 -1.57 a- = 8.74 18. 19 detached -= .3Z 
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